

10/55 6005

Rec'd PCT/PTO 08 NOV 2005

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

CORRECTED VERSION

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
18 November 2004 (18.11.2004)

PCT

(10) International Publication Number  
WO 2004/100376 A1

(51) International Patent Classification<sup>7</sup>: H03K 19/003

NL-5656 AA Eindhoven (NL); MEIJER, Rinze, I., M., P.  
[NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven  
(NL).

(21) International Application Number:  
PCT/IB2004/050613

(74) Agent: ELEVELD, Koop, J.; Prof. Holstlaan 6, NL-5656  
AA Eindhoven (NL).

(22) International Filing Date: 7 May 2004 (07.05.2004)

(81) Designated States (unless otherwise indicated, for every  
kind of national protection available): AE, AG, AL, AM,

(25) Filing Language: English

AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,  
CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI,  
GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE,  
KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,  
MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,  
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,  
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,  
ZW.

(26) Publication Language: English


(30) Priority Data:  
03101317.0 12 May 2003 (12.05.2003) EP

(71) Applicant (for all designated States except US): KONIN-  
KLJKE PHILIPS ELECTRONICS N.V. [NL/NL];  
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(84) Designated States (unless otherwise indicated, for every  
kind of regional protection available): ARIPO (BW, GH,  
GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,  
ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI,  
FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI,

[Continued on next page]

(54) Title: BUFFER CIRCUIT



(57) Abstract: A buffer circuit (31), for example a repeater or receiver circuit for a signal wire of an on-chip bus, receives an input signal, and produces an output signal. The buffer circuit (31) comprises a first inverting stage (7) and a second inverter stage (9). The second inverting stage (9) provides the drive for the output (5). The first inverting stage (7) has additional circuitry (15, 17, 19, 21, 23, 25, 27, 29) for controlling the strengths of the pull up path and the pull down path. The pull up/down paths are dynamically controlled according to the status of one or more aggressor signals. In one embodiment the switching threshold is lowered only in the worst case delay scenario, i.e. when the signal wire (3) is at a different logic level to the aggressor signals. In another embodiment, the switching threshold is raised when the signal wire and aggressor signals are all at the same logic level, thereby reducing crosstalk.

WO 2004/100376 A1



SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(15) Information about Correction:

see PCT Gazette No. 46/2005 of 17 November 2005, Section II

Published:

— with international search report

(48) Date of publication of this corrected version:

17 November 2005

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.